Switch-Level Timing Simulation of MOS VLSI Circuits