Simulated Annealing for VLSI Design