Siirry suoraan sisältöön
Routing Congestion in VLSI Circuits
Tallenna

Routing Congestion in VLSI Circuits

With dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects.
Alaotsikko
Estimation and Optimization
Painos
2007 ed.
ISBN
9780387300375
Kieli
englanti
Paino
446 grammaa
Julkaisupäivä
18.4.2007
Sivumäärä
250