Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design