Unified Methods for VLSI Simulation and Test Generation