A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures