Gå direkte til innholdet
Verification by Error Modeling
Spar

Verification by Error Modeling

Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.
Undertittel
Using Testing Techniques in Hardware Verification
Opplag
2003 ed.
ISBN
9781402076527
Språk
Engelsk
Vekt
446 gram
Utgivelsesdato
30.11.2003
Antall sider
216