Gå direkte til innholdet
SystemVerilog for Verification
Spar

SystemVerilog for Verification

Forfatter:
Engelsk
It also reviews SystemVerilog 3.0 topics such as interfaces and data types.

This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch.

Undertittel
A Guide to Learning the Testbench Language Features
Forfatter
Chris Spear
Opplag
Second Edition 2008
ISBN
9781441945617
Språk
Engelsk
Vekt
310 gram
Utgivelsesdato
5.11.2010
Antall sider
429