Gå direkte til innholdet
Switch-Level Timing Simulation of MOS VLSI Circuits
Spar

Switch-Level Timing Simulation of MOS VLSI Circuits

Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Today a wide range of tools exist for analYSiS, deSign, and verification, and expert systems and synthesis tools are rapidly emerging.
Opplag
1989 ed.
ISBN
9780898383027
Språk
Engelsk
Vekt
446 gram
Utgivelsesdato
30.11.1988
Antall sider
210