Gå direkte til innholdet
Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Spar

Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow

pocket, 2008
Engelsk
ISBN
9783639106909
Språk
Engelsk
Vekt
141 gram
Utgivelsesdato
30.12.2008
Antall sider
96