Finite State Machine Logic Synthesis for Complex Programmable Logic Devices

This book is a monograph devoted to logic synthesis and optimization for CPLDs. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization.