Verification Methodology Manual for SystemVerilog
-
sidottu
,
Englanti, 2005