Siirry suoraan sisältöön
Technology Mapping for LUT-Based FPGA
Tallenna

Technology Mapping for LUT-Based FPGA

This book covers selected topics of automated logic synthesis dedicated to FPGAs. The authors focused on two main problems: decomposition of the multioutput functions and technology mapping. Additionally, the idea of using binary decision diagrams (BDD) in these processes was presented. The book is a scientific monograph summarizing the authors’ many years of research. As a result, it contains a large number of experimental results, which makes it a valuable source for other researchers. The book has a significant didactic value. Its arrangement allows for a gradual transition from basic things (e.g., description of logic functions) to much more complex issues. This approach allows less advanced readers to better understand the described problems. In addition, the authors made sure that the issues described in the book were supported by practical examples, thanks to which the reader can independently analyze even the most complex problems described in the book.

Painos
2021 ed.
ISBN
9783030604905
Kieli
englanti
Paino
310 grammaa
Julkaisupäivä
9.11.2021
Sivumäärä
207