SystemVerilog for Hardware Description sidottuEnglanti, 2020