Siirry suoraan sisältöön
Symbolic Analysis and Reduction of VLSI Circuits
Tallenna

Symbolic Analysis and Reduction of VLSI Circuits

sidottu, 2004
englanti
The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers, faces significant challenges in designing nanometer VLSI systems. The design productivity gap between nanometer VLSI technologies and today's design capabilities mainly comes from the exponentially growing complexity of VLSI systems due to relentless pressures for higher integration. The physical effects on the performance and reliability of these systems are becoming more pronounced. The book includes the most updated discoveries such as Y-Delta transformation and DDD-graph symbolic representation, which allow analysis and modeling of much larger circuitry than ever before.
Painos
2005 ed.
ISBN
9780387239040
Kieli
englanti
Paino
446 grammaa
Julkaisupäivä
15.12.2004
Sivumäärä
284