Siirry suoraan sisältöön
Separation Logic for High-level Synthesis
Separation Logic for High-level Synthesis
Tallenna

Separation Logic for High-level Synthesis

Lue Adobe DRM-yhteensopivassa e-kirjojen lukuohjelmassaTämä e-kirja on kopiosuojattu Adobe DRM:llä, mikä vaikuttaa siihen, millä alustalla voit lukea kirjaa. Lue lisää
This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial 'state of the art'. Implementing computation on customised digital hardware plays an increasingly important role in the quest for energy-efficient high-performance computing. Field-programmable gate arrays (FPGAs) gain efficiency by encoding the computing task into the chip's physical circuitry and are gaining rapidly increasing importance in the processor market, especially after recent announcements of large-scale deployments in the data centre. This is driving, more than ever, the demand for higher design entry abstraction levels, such as the automatic circuit synthesis from high-level languages (high-level synthesis). The techniques in this book apply formal reasoning to high-level synthesis in the context of demonstrably practical applications.<
ISBN
9783319532226
Kieli
englanti
Julkaisupäivä
27.2.2017
Formaatti
  • Epub - Adobe DRM
Lue e-kirjoja täällä
  • Lue e-kirja mobiililaitteella/tabletilla
  • Lukulaite
  • Tietokone