Mitigating Process Variability and Soft Errors at Circuit-Level for FinFETs

transistor reordering, decoupling cells, Schmitt Trigger, and sleep transistor) as alternatives to attenuate the unwanted effects on FinFET logic cells.