Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. This title shows very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits.