Siirry suoraan sisältöön
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Tallenna

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.
Painos
2012 ed.
ISBN
9781489987808
Kieli
englanti
Paino
310 grammaa
Julkaisupäivä
23.10.2014
Sivumäärä
170