Layout Optimization in VLSI Design