High Level Synthesis of ASICs under Timing and Synchronization Constraints