Digital Design of SDRAM on Verilog