Development of Efficient Hardware Architecture for Image Compression