Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects