Low-Noise Low-Power Design for Phase-Locked Loops

This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.