Analysis and Design of Networks-on-Chip Under High Process Variation

The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns.