Logic Minimization Algorithms for VLSI Synthesis