Hierarchical Modeling for VLSI Circuit Testing