System Reduction for Nanoscale IC Design