Partial Reconfiguration on FPGAs