Fundamental Aspects of Ultrathin Dielectrics on Si-based Devices

An extrapolation of ULSI scaling trends indicates that minimum feature sizes below 0.1 m and gate thicknesses of 3 nm will be required in the near future. Given the importance of ultrathin gate dielectrics, well-focused basic scientific research and aggressive development programmes must continue on the silicon oxide, oxynitride, and high K materials on silicon systems, especially in the critical, ultrathin 1-3 nm regime. The main aim of this book is a review, at the nano and atomic scale, of the complex scientific issues related to the use of ultrathin dielectrics in next-generation Si-based devices. The contributing authors are leading scientists, drawn from academic, industrial and government laboratories worldwide, and representing such backgrounds as basic and applied physics, chemistry, electrical engineering, surface science, and materials science.