Formal Equivalence Checking and Design Debugging