Understanding Behavioral Synthesis

The intended audience is the ASIC (or high-end FPGA) designer who will be using behavioral synthesis, the manager who will be working with those designers, or the engineering student who is studying leading-edge design techniques. Many designers will recall the difficulty transitioning from schematic-based design to RTL design.