Massive MIMO Detection Algorithm and VLSI Architecture

Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error.

After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection.