Parallel Methods for VLSI Layout Design