A Threshold Criterion for Phase Locked Loop Design.