Spar
Principles of Verifiable RTL Design
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes.
- Undertittel
- A functional coding style supporting verification processes in Verilog
- Forfatter
- Lionel Bening, Harry D. Foster
- Opplag
- Softcover reprint of the original 1st ed. 2000
- ISBN
- 9781475773132
- Språk
- Engelsk
- Vekt
- 310 gram
- Utgivelsesdato
- 12.4.2013
- Antall sider
- 253
