Verilog HDL Design Examples