Mitigating Process Variability and Soft Errors at Circuit-Level for FinFETs