Hardware Architectures for Post-Quantum Digital Signature Schemes