Fault Tolerant Flip-Flop Design for Ultra-Low Power Subthreshold Logic