Behavioral Synthesis and Component Reuse with VHDL