Logic Synthesis for VLSI-Based Combined Finite State Machines